

General Instructions to the candidate

Please write your answers legibly and neatly. Answer **section-A and B** in separate answer booklets.
 Symbols, constants, terminology used have their usual meaning unless specified specially.
 There are a total of **FIVE** questions and all are compulsory. Each carries marks as indicated.
 Answer the **sub-parts** of a question at one place and in the order in which they appear.
 Preferably start each question on a **fresh page** however sub parts can be written in continuation.

Common data: Use the following common data if not mentioned specifically in the question

For 0.5 μ m Technology node $V_{DD} = 3.3V$, $V_{Thermal} = 25.9mV$

- Use long channel approximation and lambda based design rules unless specially mentioned.
- Use square law current equation unless specifically mentioned.
- Neglect body effect, channel length modulation if not mentioned specifically.
- The body of all PMOS is tied to V_{DD} while all NMOS is tied to ground unless specially mentioned.

	V_{T0} (V)	μC_{ox} ($\mu A/V^2$)	λ (V^{-1})	C_{GD0} (fF/ μm)	L_{mon} (μm)
NMOS	0.7	140	0.1	0.2	1
PMOS	-0.8	40	0.1	0.2	1

Section-A Analog Design

Question No.1

- a. A Beta-Multiplier circuit shown in **Figure.1a**. is used to generate a reference voltage V_{biasn} . If the Temperature sensitive variables are Resistance R, Threshold voltage of the MOSFET and mobility. ($\gamma=0$, M3, M4 are matched and M2 is 'K' times wider than M1).
- i. Derive an expression for I_{REF} . (4)
 - ii. Write an expression for reference voltage V_{biasn} . (2)
 - iii. Calculate R such that at $T=300K$ V_{biasn} has zero temperature coefficient. Given Temperature coefficient of resistance R is 2000 ppm/ $^{\circ}C$, $\frac{1}{\mu_n} \frac{\partial \mu_n}{\partial T} = -\frac{1.5}{T} /^{\circ}C$ (T in Kelvin), $\frac{\partial V_{THN}}{\partial T} = -0.6mV/^{\circ}C$ and $(W/L)_2 = 4(W/L)_1 = 20$. (7)




Figure-1a Question No.1a




Figure -1b Question No.1b

- b. Consider a current source shown in **Figure-1b**. Given all transistors have a uniform length of $1\mu\text{m}$ each and $W_1=22.5\mu\text{m}$, $W_2=78.75\mu\text{m}$.
- Calculate the current through the $5\text{k}\Omega$ resistor. (5)
 - If an output current I_{OUT} of 0.5mA is desired, calculate W_3 . ($\lambda=0$). (2)
 - If an output current I_{OUT} of 0.5mA is desired, calculate W_3 . ($\lambda\neq 0$). (3)
 - If power-supply V_{DD} changes by 5% then calculate the change in output current I_{OUT} using small signal equivalent. ($\lambda=0$) (2)

Question No.2

For circuit shown in **Figure 2a**. neglect body bias effect. Assume all transistors are operating in active region, have $V_{over-drive} = 0.2\text{V}$ and are matched pairs wherever required. I_{SS} is implemented using a basic current mirror. Do not assume all the transistors have equal g_m, r_0 .

- Write an expression for differential voltage gain v_{out}/v_{in} .
- Write an expression for resistance at node X.
- Write an expression for OCMR (output common mode range).
- Write an expression for ICMR (input common mode range).
- Write the value of DC voltage v_{b2} if all transistors have overdrive voltage of 0.2V .
- Design a circuit (with transistor sizes) for generating DC voltages v_{b2} and v_{b3} . Given a current I_{ref} of $50\mu\text{A}$ is available and $I_{SS} = 100\mu\text{A}$ and $I(M9) = 50\mu\text{A}$.
- Assuming load capacitance at node R, M, and X as $C_R, C_M,$ and C_X . Write an expression for pole frequencies due to node R, M, and X
- Modify the given Op-Amp circuit of **figure 2.a**. to convert it to single ended output at node R. Now write the expression for slew rate
- For **figure.2.b**. Draw a circuit to fix the DC voltage to 2.3V at node V_{out2} . (25)




Figure 2.a. Question No.2




Figure 2.b. Question No.2

Section-B Digital Design

Question No.3

- a. The layout shown in **Figure.3.** has equal width for both NMOS and PMOS transistor (i.e. $W_n=W_p=40\mu\text{m}$) also equal length for both NMOS and PMOS transistor (i.e. $L_n=L_p=1\mu\text{m}=2\lambda$).
- Draw the equivalent transistor level circuit indicating the W/L ratios.
 - If $C_{j0,sw,n} = C_{j0,sw,p} = 5 \times 10^{-10} \text{ F/m}$, $C_{j0,n} = C_{j0,p} = 5 \times 10^{-4} \text{ F/m}^2$, calculate the total junction capacitance at output node 'Y'.
 - If $C_{ox} = 5 \times 10^{-3} \text{ F/m}^2$, then compute the gate capacitance at input node 'V_A'. (Ignore the metal wire and overlap capacitances, ignore perimeter capacitance facing the poly gate)

(8)




Figure.3. Question No. 3a.

- b.
- For NMOS transistor with $W/L=40\mu\text{m}/1\mu\text{m}$, draw the equivalent fingered layout with 4 fingers, clearly indicate width of each transistor, source, drain terminals, layers (Diff, metal, poly-silicon, contacts). Also draw the equivalent fingered schematic. (6)
 - A digital circuit is fabricated in a $4\mu\text{m}$ technology and was able to operate at 100 MHz, consuming 5watts with a 2.5 V power supply. Using fixed voltage scaling, what will the speed and power consumption of the same processor be if scaled to $1\mu\text{m}$ technology? (3)

Question No.4

- a. Consider the Boolean function $X = ((\bar{A} + \bar{B})(\bar{C} + \bar{D} + \bar{E}) + \bar{F}) \bar{G}$
- Implement Boolean function (X) using static complementary CMOS.
 - Size the transistors so that the worst case equivalent pull up and pull down resistance is the same as that of an inverter with an NMOS $W/L = 2$ and PMOS $W/L = 6$.
 - Which input pattern(s) would give the worst and best equivalent pull-down resistance?
 - Now, implement Boolean function (\bar{X}) using domino logic (n-type). (10)
- b. Consider the circuit of **Figure.4.** Assume the inverter switches exactly at $V_{dd}/2$, neglect body effect, channel length modulation and all parasitic capacitance. Given $(W/L)_1 = (W/L)_2 = (W/L)_3 = 0.5\mu\text{m}/0.25\mu\text{m}$ and $(W/L)_4 = 1.5\mu\text{m}/0.25\mu\text{m}$
- What is the logic function performed by this circuit at 'Out'?
 - Explain why this circuit has non-zero static power dissipation.

- iii. Modify and redraw the circuit by adding only a single transistor, so that there will not be any static power dissipation. Explain how you would choose the size of the transistor qualitatively.
- iv. Implement the logic function obtained in part (i) using transmission gates only. Use minimum number of transistors. (7)




Figure.4. Question No. 4b.




Figure.5. Question No. 5b.

Question No.5

- a. Consider a bank of CMOS registers where $T_{\text{setup}}= 300\text{ps}$, $T_{\text{hold}}= 200\text{ps}$, $T_{\text{ccq}}=100\text{ps}$ $T_{\text{cd (contamination)}}=250\text{ps}$. Also assume an average gate delay equals $T_{\text{gate}} = 50\text{ps}$.
 - i. If it is desired to run a system clock at 800MHz, how many gate delays can be in the combinational logic block between registers? (3)
 - ii. If an internal delay of 50ps is inserted into every register right at the clock input, what is the new T_{setup} , T_{hold} , T_{ccq} , T_{cd} ? (3)
- b. Consider an SRAM cell as shown in the **Figure.5**, where BL and BL' are both pre-charged to $V_{\text{DD}}=2.5\text{V}$ during a read operation. Assume: $W_1 = 1.0 \mu\text{m}$, $W_3= 0.5 \mu\text{m}$, $W_5 =0.5 \mu\text{m}$, $L=0.25 \mu\text{m}$, $C_{\text{ox}}= 6\text{fF}/\mu\text{m}^2$, $\mu_n C_{\text{ox}} = 120\mu\text{A}/\text{V}^2$, $\mu_p C_{\text{ox}} = 30\mu\text{A}/\text{V}^2$ and $V_{\text{TN}} = -V_{\text{TP}} = 0.4\text{V}$.
 - i. For the given parameters, calculate the peak voltage at VA during a read operation when the cell stores a “one” at VB. (5)
 - ii. Assuming this SRAM cell is one of 512X 512 array, estimate the word line capacitance for a single row. Ignore any wiring capacitance. (5)

***All The Best ***