Birla Institute of Technology and Science, Pilani. Mid-Semester Examination: CS/EEE/INSTR F215: Digital Design				
	Mark	s: 90 AY: 2017-18, Semester: I Date: 10-October-2017,	Tuesday	
	Time:	90 minutes CLOSED BOOK F	'ages: 01	
	Ган	Note: Attempt all parts of a question together the given Bealeen expression $\Gamma(A, B, C, D) = \sum_{i=1}^{n} m(0, 1, 2, i, 0, 10, 12, 14)$	[20]	
QI	For the given boolean expression $F(A, B, C, D) = \sum m(0, 1, 3, 6, 8, 10, 12, 14) +$			
	$\sum d(5, 9, 13, 15)$ . Where <b>A</b> is MSB and <b>D</b> is LSB			
	a)	Plot the K-map.		
	b)	Identify the Prime Implicants (PI). Express each PI as product form.		
	c)	Identify Essential Prime Implicants (EPI). Express each EPI as product for	m.	
	d)	d) Write down expression for all the possible minimal SOP's of output function $\mathbf{F}$ .		
	e)	Draw the two level circuit diagram of the minimal SOP (any one) using	g NAND	
		gates. Assume inputs are available in true and compliment forms.		
Q2	Rea	Realize $F_1$ and $F_2$ using a minimum size PLA. Give the size of and draw PLA table. [10]		
	$F_1(W, X, Y, Z) = \sum m(1, 2, 4, 5, 6, 8, 10, 12, 14)$			
		$F_2(W, X, Y, Z) = \sum m(2, 4, 6, 8, 10, 11, 12, 14, 15)$		
Q3	a)	a) Realize the following function <i>F</i> using only ONE 4:1 multiplexer with active high [2]		
	enable. Only true (uncomplimeted) inputs are available.			
	$F(W, X, Y, Z) = \sum m(3, 4, 5, 7, 10, 14) + \sum d(1, 6, 15)$			
Q4	Des	Design and realize a 2-bit magnitude comparator circuit as shown in figure 1, using [20		
	onl	only minimum numbers of Multiplexers (4:1) and Decoders (2:4). Assume enable of		
	botl	both components are active high and outputs of decoders are active high.		
		$\begin{array}{ccc} A_0 (LSB) & \longrightarrow & X (A>B) \\ A_1 (MSB) & \longrightarrow & 2-bit & & Y (A$		



Q5 Design a single Mealy machine to detect the sequence 1001 and 010 in a given input [20] stream. The circuit has one serial input X and one output Z. The output goes HIGH on correct detection of last bit of any of the given sequences. Consider the overlapping condition. Realize the Mealy machine using minimum number of D flip-flops and external logic gates. Draw a Mealy state diagram and Mealy state table. Assume unused states (if any) as don't care.