

ID Number: \_\_\_\_\_ Name: \_\_\_\_\_

**Birla Institute of Technology and Science, Pilani.**

**Comprehensive Examination: CS/ECE/EEE/INSTR F215: Digital Design**

**Marks: 40**

**AY: 2022-23, Semester: I**

**Date: 21-December-2021, Wednesday**

**Time: 60 minutes**

**CLOSED BOOK**

**Pages: 02**

<b>Q1</b>	Implement the function $F(A, B, C, D, E) = \Sigma m(1, 2, 5, 6, 8, 11, 12, 15, 17, 18, 21, 22, 24, 27, 28, 31)$ using ONE 4:1 MUX and ONE XOR gate. Only true form of inputs is available.	<b>[5]</b>
<b>Q2</b>	Draw the PAL Programming table for a PAL of suitable size to generate the 3 function outputs F1, F2, and F3 where $F1(A, B, C) = \Sigma m(0, 1, 3, 5, 7)$ $F2(A, B, C) = \Sigma m(2, 3, 6, 7)$ and $F3(A, B, C) = \Sigma m(0, 4, 5, 6)$ .	<b>[5]</b>
<b>Q3</b>	Implement the function $F(A, B, C, D) = \Sigma m(0, 5, 10, 15)$ using only ONE 1:4 DMUX, and required numbers of half adders only. Inputs are available in true form only.	<b>[5]</b>
<b>Q4</b>	Implement the function $F(A, B, C, D) = \Sigma m(3, 4, 5, 6, 9, 10, 11, 12)$ using minimum numbers of transmission gates. Inputs are available in TRUE and COMPLIMENT form.	<b>[5]</b>

**Q5** Implement the following function using minimum number of CMOS transistors. Inputs are available in true form only.  $F = \bar{A} \bar{B} \bar{D} + \bar{C} \bar{D}$


[5]

**Q6** Design a clocked sequential synchronous counter which counts  $0 \rightarrow 1 \rightarrow 3 \rightarrow 7 \rightarrow 6 \rightarrow 4 \rightarrow 0$ , using only positive edge triggered D-Flip-Flops.

[5]

**Q7** A 4-bit right shift register is initialized to a value 1000 for Q3, Q2, Q1, Q0. The input I is derived from Q0, Q2 and Q3 as shown in the figure. What will be the value of Q3, Q2, Q1 and Q0 (IN BINARY FORMAT) for 5 clock pulses after initialization.



[5]



CLK	Q3	Q2	Q1	Q0
INT	1	0	0	0
I				
II				
III				
IV				
V				

**Q8** A circuit with T-FF and D-FF is shown on the right. Draw the waveforms for A and B for 5 clock pulses. Initially A=B=0

[5]



<p><b>Q1</b></p>	<p>An AB flip-flop operates as follows: If <math>A = B = 0</math>, the flip-flop state <math>Q = 0</math>; if <math>A = 0</math> and <math>B = 1</math> the flip-flop state <math>Q = \text{No change}</math>; if <math>A = 1</math> and <math>B = 0</math> the flip-flop state <math>Q = \text{Toggle}</math>; and when both <math>A = B = 1</math>, the flip-flop state <math>Q = 1</math>.</p> <p>(a) Construct the state table and derive the characteristic equation for this AB flip-flop.</p> <p>(b) Convert JK flip flop to AB flip-flop. Realize the circuit using the JK flip-flop and 2-input NAND gates only.</p> <p>(c) Use the obtained AB flip-flop to design a 4-bit binary asynchronous mod-6 down counter. Assume the initial state of the counter (WXYZ; W: MSB and Z: LSB) as 1111. The AB flip-flop has synchronous and active low PRESET and CLEAR pin. Apart from AB flip-flop, 2-input NAND gates are available for design. Use only required number of NAND gates. Inputs are available in only TRUE form.</p> <p>(d) Using required number of AB flip-flop(s), design a non-sequential counter which counts as 0-6-5-3-2-1-0 and repeat. Apart from AB flip-flop, 2-input NOR gates are available for design. Use only required number of NOR gates. Inputs are available in only TRUE form. Assume counter outputs as <math>Q_n \dots \dots Q_2, Q_1, Q_0</math>. Where <math>Q_n</math>: MSB and <math>Q_0</math>: LSB</p>	<p>[20]</p>
<p><b>Q2</b></p>	<p>A logic circuit realizes a function <math>F(A, B, C, D)</math>. The three inputs <math>A, B</math>, and <math>C</math> are the binary representation of the digits 0 through 7 with <math>A</math> being the MSB. The input <math>D</math> is an odd-parity bit; that is, the value of <math>D</math> is such that <math>A, B, C</math>, and <math>D</math> always contains an odd number of 1's. The function <math>F</math> has value 1 if the input digit is a prime number. (A number is prime if it is divisible only by itself and 1; 1 is considered to be prime, and 0 is not). Consider output as don't care for invalid inputs.</p> <p>(a) Draw a Karnaugh map for <math>F</math>.</p> <p>(b) Find all prime implicants and Essential prime implicants of <math>F</math>.</p> <p>(c) Find all minimum sum of products for <math>F</math>. Realize the minimum SOP using only required numbers of 2-input NAND gates.</p> <p>(d) Find all prime implicants and essential prime implicants of <math>\bar{F}</math>.</p> <p>(e) Find all minimum product of sums for <math>F</math>. Realize the minimum POS using required numbers of 2-input NOR gates only.</p>	<p>[20]</p>

<p><b>Q3</b></p>	<p>A battery charging indicator system needs to be designed using Moore sequential circuit. Input to the system is charging current measured through a 4-bit analog to digital converter, whose output is available in a 4-bit register M. Register M can be loaded into another 4-bit register A for internal use of the system. Input also consists of a switch S (if S=0, charging circuit is off, else it is ON). Output of the system consists of 3-bit register B (B= B2B1B0) connected to a RGY LED. If B = 000, then LED is OFF, if B = 001 then LED glows green, if B = 010 then LED glows yellow, and if B = 100 then LED glows red. LED glows based on value of charging current. If value of charging current is greater than <math>I_{max}</math> then LED blinks red (indicating fault), else if charging current is less than <math>I_{min}</math> then LED glows green steadily (indicating full charge), else the LED glows yellow steadily (indicating normal charging). A clock pulse at twice of the frequency of blinking is available for the design. If S=0, then system should be reset immediately, with LED in OFF condition and detection of fault should be on priority. Assume that value of <math>I_{max}</math> and <math>I_{min}</math> is preloaded in registers as <math>I_{MAX}</math> and <math>I_{MIN}</math> respectively. Measured current value should be appropriately loaded in register A and A can be compared with <math>I_{max}</math> and <math>I_{min}</math> using two 4-bit comparators within same clock. The desired outputs of comparators are denoted as X and Y (If <math>A &gt; I_{max}</math>, <math>X=1</math>, and if <math>A &lt; I_{min}</math>, <math>Y=1</math>).</p> <p>(A) Draw the ASM chart for the above design with proper labels and neatness.</p> <p>(B) Write state equations for the design using one-hot coding.</p>	<p>[20]</p>
<p><b>Q4</b></p>	<p>Design an octal to binary priority encoder and realize it using minimum number <b>4:1 MUX</b> only. The designed priority encoder must have active high outputs. Inputs are available only in True form.</p> <p>Assume encoder inputs as (D7, D6, D5, D4, D3, D2, D1, D0) D7 as MSB and D0 as LSB</p> <p>Encoder outputs as (B2, B1, B0) B2 as MSB and B0 as LSB</p>	<p>[20]</p>