## Computer Architecture (CS F342)

Semester-I, 2022-23
Comprehensive Examination
Department of Computer Science and Information Systems (CSIS)
BITS-Pilani, K K Birla Goa Campus, Goa, India.
IC: Dr Kanchan Manna
Date: Dec 28, 2022: 10:00 AM
Duration: 3 Hrs

## Instructions:

For the questions, no marks would be awarded if no reasoning is found in the answer script. You must write all answers of a question contiguously [not here and there within the answer script].

1. (a) Why does the MIPS microprocessor perform the left-shift-by-2 operation in the BNE instruction and not in LW or SW instruction?
(b) How does 5 stage pipelined MIPS microprocessor resolve the dependency in H/W level between 5th stage and 2nd stage? Describe the concept only with some specific terminology used in MIPS.
(c) Which stages have the dependencies if branch decision is taken at 2nd stage instead of 3rd stage of 5 stages MIPS microprocessor, and how does one resolve such dependencies? Describe the concept only with some specific terminology used in MIPS.
(d) Can we program the stage registers and registers in the 2-level branch predictor in 5-stage MIPS microprocessor directly? Justify your answer.
(e) Consider the following datapath diagram and an instruction, $\operatorname{ADD} \mathrm{R} 0, \mathrm{R} 1, \mathrm{R} 2(\mathrm{R} 0 \leftarrow \mathrm{R} 1+\mathrm{R} 2)$.


The following steps are used to execute the instruction mentioned above over the given data path. Assume that PC is incremented appropriately. The subscripts $r$ and $w$ indicate read and write operations, respectively.

1. R $_{\mathrm{r}}$, TEMP1 $_{\mathrm{r}}$, ALU $_{\text {add }}$, TEMP $_{\text {w }}$
2. TEMP $_{\mathrm{r}}, \mathrm{R} 0_{\mathrm{w}}$
3. $\mathrm{MDR}_{\mathrm{r}}, \mathrm{IR}_{\mathrm{w}}$
4. $\mathrm{R} 1_{\mathrm{r}}, \mathrm{TEMP} 1_{\mathrm{w}}$
5. $\mathrm{PC}_{\mathrm{r}}, \mathrm{MAR}_{\mathrm{w}}$, MEM $_{\text {r }}$

Write down the execution of the steps.
Marks: Each part (a), (b), (d) and (e) carry $\mathbf{1 7 \%}$, and part (c) carries $\mathbf{3 2 \%}$ of marks
2. (a) Do process context switches, a concept in Operating Systems, affect the branch prediction's accuracy? Does mapping order in the page table affect the branch prediction? Justify your answer.
(b) Consider the following C-program snippet. The variable i and jare integer types. How many cycles are required to run the following program on the simple 5 stage pipelined 32-bit MIPS processor? What is the CPI of this program? Show the detailed steps to solve the problems and your assumption.

```
for (i=0; i<6; i += 3){
    for (j=5; j>0; j-= 1){
        ;
    }
}
```

(c) Derive the general equation for determining the trade-off between cost and performance for designing the pipelinedbased microprocessor. Describe all steps clearly.

Marks: Each part (a) and (c) carry 30\%, and part (b) carries $\mathbf{4 0 \%}$ of the marks
3. Manually design [draw the datapath and controller table] the 32 -bit single-purpose processor which executes the following algorithm:

```
\(\mathrm{W}=0, \mathrm{X}=0, \mathrm{Y}=0\)
INPUT Z
WHILE (Z ! = 0 ) \{
    \(\mathrm{W}=\mathrm{W}-2\)
    IF ( Z is an odd number ) THEN
        \(\mathrm{X}=\mathrm{X}+2\)
    ELSE
        \(\mathrm{Y}=\mathrm{Y}+1\)
    \(\mathrm{Z}=\mathrm{Z}-1\)
\}
```

Use only one adder-subtractor unit for all of the addition and subtraction operations. Highlight \& count the control and status signals in the datapath for such a processor.
4. Write an ASM program using MIPS ISA for the above-mentioned algorithm and find the dependencies [data \& control] with the instruction of window size one.

Marks for 3 \& 4: 70\% and 30\% of the marks.
5. We want to add the swap instruction, swap $\boldsymbol{r} \boldsymbol{r}$, $\boldsymbol{r t}$, in the Single-Cycle MIPS microprocessor. The interpretation of the instructions is Reg[rs] = Reg[rt]; Reg[rt] = Reg[rs].
(a) Show the [optimal] modification in the microprocessor's datapath. More precisely, only the modified part, not the entire datapth. Show the modification in the controller, i.e., only the table for the new instructions.
(b) Compute the swap $\boldsymbol{r s}, \boldsymbol{r} \boldsymbol{t}$ using other instructions of MIPS ISA.

## Marks: The two parts carry $\mathbf{7 0 \%}$ and $\mathbf{3 0 \%}$ of the marks.

6. (a) Consider the program's reference pattern of accessing the blocks $0,4,0,8,0,8,0,4,0,4,0,4$. Assuming that the set size is 2 , find the hit ratio with a cache size of four cache lines and LRU replacement policy. Show all the steps in the calculation of the hit ratio.
(b) Why is it called a pseudo-LRU algorithm? Explain it as a case for 3-bit PLRU.

Marks: The two parts carry $\mathbf{3 0 \%}$ and $\mathbf{7 0 \%}$ of the marks.

