# BIRLA INSTITUTE OF TECHNOLOGY AND SCIENCE, PILANI <br> EEE C443/ EEE F313/ INSTR F313: Analog and Digital VLSI Design <br> I- Semester 2017-2018 <br> Comprehensive Exam (Open Book) 

DATE: 11.Dec. 2017
TIME: 3 hrs

## General Instructions to the candidate

Please write your answers legibly and neatly.
Symbols, constants, terminology used have their usual meaning unless specified specially.
There are a total of FIVE questions and all are compulsory. Each carries marks as indicated.
Answer the sub-parts of a question at one place and in the order in which they appear.
Preferably start each question on a fresh page however sub parts can be written in continuation.

Common data: Use the following common data if not mentioned specifically in the question
For 0.5 $\mu \mathrm{m}$ Technology node $V_{D D}=3.3 \mathrm{~V}, V_{\text {Thermal }}=25.9 \mathrm{mV}$

- Use long channel approximation and lambda based design rules unless specially mentioned.
- Use square law current equation unless specifically mentioned.
- Neglect body effect, channel length modulation if not mentioned specifically.
- The body of all PMOS is tied to $V_{D D}$ while all NMOS is tied to ground unless specially mentioned.

Q1 Answer the following-
(I). For Fig. Q1, each flip flop has:

- Setup time of 3 ns
- Clock-to-Q maximum delay of 4ns
- Clock-to-Q minimum delay of $2 n s$
- Each AND/OR gate has:

Propagation delay of 5 ns
Contamination delay of 3 ns .

- NOT gate has min delay of 1 ns and max $2 n s$, while XOR gate has
 min delay of 2 ns and maximum delay of 8 ns .
a) What is the highest clock frequency that could be safely used on this circuit? Clearly show your calculations at one place.
b) In order for this circuit to work correctly, what would be the acceptable value for the hold time requirement of the D flip-flops? Clearly show your calculations at one place.
c)Now, assume a clock skew of 6 ns between Clk-1 and Clk-2, Now, identify whether there is any timing violation. If yes, then propose the remedy and justify your calculations without changing clock frequency.
(II). In order to drive a large capacitance ( $C_{L}=20 \mathrm{pF}$ ) from a minimum size inverter gate (with input capacitance $\mathrm{C}_{\mathrm{IN}}=10 \mathrm{fF}$ ), you have decided to introduce a two-staged buffer. Assume that the propagation delay of a minimum size inverter is 70 ps . Also, assume that the input capacitance of a gate is proportional to its size.
a) Determine the sizing of the two additional buffer stages that will minimize the propagation delay.
b) If you could add any number of stages to achieve the minimum delay, how many stages would you insert? What is the propagation delay in this case?
(7M)
Q2 Answer the following-
(I). A CPU design consumes $0.3 \mathrm{~mW} / \mathrm{MHz}$ when fabricated using a $0.13 \mu \mathrm{~m}$ process. The area of the design is $0.7 \mathrm{~mm}^{2}$. Assume a 200 MHz clock frequency, and 1.2 V power supply. Take long channel devices.
a) If the supply voltage of the CPU design (scaled to 90 nm ) is reduced to 1 V , What will be area, frequency, power consumption and power density.
b) What supply voltage should be fixed to keep the power density equal to the original power density (without scaling). Also find new frequency and power consumption? Mention the type of scaling.
(II).An NMOS transistor is fabricated with the following physical dimensions and dopant concentrations: $\mathrm{t}_{\mathrm{ox}}=200 \AA, \mathrm{~W}=10 \mu \mathrm{~m}, \mathrm{~L}_{\mathrm{m}}$ ( Mask length of channel) $=1.5 \mu \mathrm{~m}, \mathrm{~L}_{\mathrm{D}}$ (length of drain region) $=5 \mu \mathrm{~m}, \mathrm{x}_{\mathrm{d}}$ (overlap) $=0.25 \mu \mathrm{~m}, \mathrm{x}_{\mathrm{j}}=0.4 \mu \mathrm{~m}, \mathrm{~N}_{\mathrm{D}}=10^{20} \mathrm{~cm}^{3}$, Substrate Doping $\mathrm{N}_{\mathrm{A}}=10^{16} \mathrm{~cm}^{3}$, Channel Stop Implant Doping $N_{A}$ (side wall) $=10^{19} \mathrm{~cm}^{3}, \Phi_{\mathrm{o}}$ (junction built-in potential under zero bias) $=0.933 \mathrm{~V}, \Phi_{s w}$ (sidewall junction built-in potential under zero bias) $=1.111 \mathrm{~V}$ $\mathrm{C}_{\mathrm{jo}}=2.98 * 10^{-8} \mathrm{~F} / \mathrm{cm}^{2}, \mathrm{C}_{\mathrm{jswo}}=8.23 * 10^{-7} \mathrm{~F} / \mathrm{cm}^{2}$. Assume an abrupt junction.
a) Determine the capacitance at drain junction for $\mathrm{V}_{\mathrm{DB}}=5 \mathrm{~V}$
b) Calculate the overlap capacitance between gate and drain.
[20M]
Q3 Answer the following-
a) Implement the following function using 3 stage TSPC logic style such that each stage performs some logic computation (where, first stage implements $A+B C$ ). Inputs available are $A, B, D, F$, and H.

$$
Y=[F+(A+B C) \cdot D] H
$$

b) What are the limitations for each input transition for proper operation of each stage?
c) For circuit of part (a) If $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=1.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$, $\mathrm{I}_{\text {leakage }}=0.9 \mathrm{pA}$ (maximum leakage current in each stage), pre-charge and pre-discharge time of each stage is 0.8 ns and worst evaluation time of each stage is 4 ns .
d) (Given total capacitance at each output node is 6 fF (i.e. before each tristate inverter and after each tristate inverter present in each stage). Now calculate maximum and minimum frequency of operation? Assume 50 \% Duty Cycle of clock.

Q4 Consider a CMOS inverter of (fig. 4) with following specifications where switching threshold $\left(\mathrm{V}_{\mathrm{M}}\right)$ is 1.25 V .

$$
\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {TON }}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {TOP }}=-0.4 \mathrm{~V}, \mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}=120 \mu \mathrm{~A} / \mathrm{V}^{2}, \mu_{\mathrm{p}} \mathrm{C}_{\mathrm{ox}}=40 \mu \mathrm{~A} / \mathrm{V}^{2}, \mathrm{~L}_{\mathrm{n}}=\mathrm{L}_{\mathrm{p}}=1 \mu \mathrm{~m}
$$

a) Now, $\mathrm{V}_{\mathrm{M}}$ must be reduced from 1.5 V to 1 V . Due to layout constraints, only adjustable parameter is width of n-MOS $\left(W_{n}\right)$. If, $W_{n}=2 \mu \mathrm{~m}$ when $\mathrm{V}_{\mathrm{M}}=1.25 \mathrm{~V}$, what is the new $\mathrm{W}_{\mathrm{n}}$ for $\mathrm{V}_{\mathrm{M}}=1 \mathrm{~V}$.
b) Voltage transfer characteristics (VTC) of the above CMOS inverter ( $\mathrm{V}_{\mathrm{M}}=1.25 \mathrm{~V}$ and $\mathrm{W}_{\mathrm{n}}=2 \mu \mathrm{~m}$ ) is shown in Fig. 4. Calculate the gain $\mathrm{A}_{\mathrm{v}}$ (Fig. 4) of the CMOS inverter considering $\lambda_{n}=\lambda_{\mathrm{p}}=0.235 \mathrm{~V}^{-1}$
c) Calculate $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{HH}}$ from Fig. 4 using the gain ( $\mathrm{A}_{\mathrm{V}}$ ) of CMOS
 inverter. Also, calculate the value of $\mathrm{NM}_{\mathrm{L}}$ and $\mathrm{NM}_{\mathrm{H}}$.
[20 M]
Q5 For the OPAMP circuits shown in Fig. 5 (a), and (b). $\mathrm{r}_{0}$. . Take load capacitance at node Vout1 and Vout $2=C_{L}$. Iss is implemented with basic current mirror circuit. Given Vdd=3V, Vin ( dc ) $=1 \mathrm{~V}, \mathrm{Vgs}$ of all transistors $=0.9 \mathrm{~V}, \mathrm{Vtn}=\mathrm{IVtpl}=0.7 \mathrm{~V}, \lambda_{\mathrm{p}, \mathrm{n}}=0.01 \mathrm{~V}^{-1}$,

Do the following parts (ito v) for fig. 5(a), and fig. 5(b) separately. And fill the results in Table1. (make this table in your answer sheet)
a) Determine D.C. voltage at nodes $x, m, V b 1$. Hence determine ICMR.
b) Identify the amplifier configuration with following transistors--(M1, M2, M3, M4), (M5, M7), (M9, M11)
c) Intuitively, determine the expression for overall differential small signal gain 'Adm'= [(Vout1Vout2)/ vin].
d) Intuitively, determine the expression for pole frequency at node $x$, node $n$, and node Vout1. Neglect parasitic capacitances. Identify dominant pole/s
e) Neglecting zero/s and non-dominant poles, qualitatively find phase margin and comment on stability of OPAMP in feedback mode.
f) Intuitively, derive the expression for zero frequency due to mirror noden. In fig. 5a, what will happen to zero frequency if gate connection of M9, and M10 transistor is connected to x , and y nodes respectively.
g) Sketch and label a circuit to generate Vdd and temperature variation compensated Iss.


Fig. 5(a)


Table-1

|  | Fig. 5(a) | Fig. 5(b) |
| :---: | :---: | :---: |
| D C VOLTAGE: |  |  |
| - X |  |  |
| - Y |  |  |
| - M |  |  |
| - N |  |  |
| - Vout1 |  |  |
| - Vout2 |  |  |
| ICMR |  |  |
| Amplifier Configuration: |  |  |
| - (M1, M2, M3, M4) |  |  |
| - (M5, M7) |  |  |
| - (M9, M11) |  |  |
| Adm= [(Vout1-Vout2)/ vin] |  |  |
| Pole frequency: |  |  |
| - Node x |  |  |
| - Node m |  |  |
| - Node vout1 |  |  |
| Phase margin Stability |  |  |
| Zero frequency due to mirror node $\mathrm{n}\left(\mathbf{W}_{\mathbf{z}}\right)$ |  |  |

$\qquad$

