

Date : 13/10/2017

MID TERM EXAM

Time:90 min

Closed book

Max.Marks:80

General Instructions to the candidate

- Please write your answers legibly and neatly in the answer booklet provided only.
 - Symbols, constants, terminology used have their usual meaning unless specified specially.
 - There are a total of **FOUR** questions and all are compulsory. Each carries marks as indicated.
 - Answer the **subparts** of a question at one place and in the order in which they appear.
 - Preferably start each question on a **fresh page** however sub parts can be written on same side.
-

Common data: Use the following common data if not mentioned specifically in the question

Take $V_{dd}=2.5\text{ V}$, $V_{TON}=0.4\text{V}$, $V_{TOP} = -0.43\text{V}$, $R_{nmos} = 13\text{kohm}/(\text{W/L})$, $R_{pmos} = 31\text{kohm}/\{\text{W/L}\}$,
 $L_{min}=250\text{ nm}$, $\lambda_n=0.06\text{ V}^{-1}$, $\lambda_p=0.1\text{ V}^{-1}$, $\mu_n C_{ox}= 115\text{ uA}/\text{V}^2$, $\mu_p C_{ox}= 30\text{ uA}/\text{V}^2$

- Use **square law current equation** unless specifically mentioned. Use **lambda based design rules** unless specially mentioned.
- Neglect body effect, channel length modulation if not mentioned specifically.
- The body of all PMOS is tied to V_{DD} while all NMOS is tied to ground unless specially mentioned.

Q1 A sequential state machine was fabricated in a $10\text{ }\mu\text{m}$ technology and was able to operate at 100 MHz , consuming 10 watts using a 2 V power supply.

- a) Determine the maximum frequency of operation and power consumption of the circuit if the circuit is redesigned using $5\text{ }\mu\text{m}$ technology and operating at same 2 V supply voltage?
- b) Determine the maximum frequency of operation and power consumption of the circuit at $5\text{ }\mu\text{m}$ technology if operating at supply voltage of 1 V in part (a)?
- c) For part (b), what supply voltage should be used to fix the power consumption at 5 watts ? At what speed would the state machine operate now?

[20]

Q2 Consider a CMOS inverter with $(\text{W/L})_p=1/1$, $(\text{W/L})_n=4/1$. Assume $C_{wire}=0.2\text{pF}$, $V_{DD}=5\text{V}$, $\mu_p C_{ox}=200\text{ }\mu\text{A}/\text{V}^2$, $\mu_n C_{ox}=500\text{ }\mu\text{A}/\text{V}^2$, $|V_{tp}|=V_{tn}=1\text{V}$

For load capacitance calculation, use capacitances in Table 1 in addition to C_{wire} .

- a) Compute the values of V_{OL} , V_{OH} voltage levels for reduced input voltage swing that varies between 0V to 3.3V
- b) Now assume that V_{in} can swing rail-to-rail (0V to $V_{DD} = 5\text{V}$.) Find t_{pLH} & t_{pHL} assuming an ideal step input by averaging the appropriate currents at the beginning and end of the output transition. Use capacitances in Table 1 in addition to C_{wire} .
- c) Find the dynamic power consumption at the output, given an input switching frequency of 100 MHz .

[20]

Capacitor (pF)	PMOS	NMOS
C_{gs}	0.05	0.2
C_{gd}	0.05	0.2
C_{db}	0.1	0.4
C_{sb}	0.1	0.4

Table .1

Q3 Consider the inverter circuit in Fig. 1 where both load and driver are enhancement type long channel n-MOS transistors. Both the n-MOS transistors are identical except $W_{\text{Driver}} = 8W_{\text{Load}}$.

- Calculate V_{OH} , and V_{IL} of the inverter. Also calculate V_{OL} when input (V_{in}) is V_{OH} .
- What is the noise margin for low signal level? Consider, $V_{\text{DD}} = 2.5 \text{ V}$, $V_{\text{Th}} = 0.4 \text{ V}$, $\gamma = 0$ and $\lambda = 0$.




Fig .1

[20]

Q4 A resistor of $1\text{K}\Omega$ is to be fabricated using n-type diffusion. The n-type layer has a sheet resistance of 100Ω per square. The width allowed for n-type layer is $1 \mu\text{m}$. Also, $0.5 \mu\text{m}$ extension of metal and n-type layer is required over the contact window. [Note: size of contact pad = $1 \mu\text{m} \times 1 \mu\text{m}$]

- Determine the length of n-type diffusion layer required.
- Sketch and label the layout of the n-type layer. Include the area for placing contact cuts in your layout.
- Now, sketch and label the layout of contact cuts to be placed on the n-type layer.
- Also, sketch & label the layout of metal layer to be placed over the n-type layer.

[20]

-----x-----