# BIRLA INSTITUTE OF TECHNOLOGY AND SCIENCE, PILANI - K. K. BIRLA GOA CAMPUS 

First Semester 2022-23

## EEE/INSTR F313 - Analog and Digital VLSI Design

1. (12 marks) Answer the following questions
a. Assume a ring oscillator using 5 CMOS inverters, provides a signal with $45 \%$ duty cycle and a period of 2 ns . What is the rise and fall time of the inverter in this technology?
b. Calculate the noise margins at node $a$ and node $b$ in the circuit in figure 1(b).
c. In the circuit shown in figure 1 (c), calculate the voltages at nodes A, B, C, D and E. It is given that $V_{D D}=1 V, V_{T n}=$ 0.25 V and $V_{T p}=-0.35 \mathrm{~V}, L=100 \mathrm{~nm}$. The caps are


| INV | $\mathrm{V}_{\text {OH }}(\mathrm{V})$ | $\mathrm{V}_{\text {OL }}(\mathrm{V})$ | $\mathrm{V}_{\text {IH }}(\mathrm{V})$ | $\mathrm{V}_{\text {IL }}(\mathrm{V})$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1.8 | 0.1 | 1.3 | 0.5 |
| 2 | 2.0 | 0.2 | 1.6 | 0.3 |
| 3 | 2.0 | 0.0 | 1.4 | 0.6 |

Figure 1 (b) 0.1 pF .
2. (10 marks) Consider a pseudo-NMOS inverter with the following parameters, $V_{T n}=-V_{T p}=0.4 V, V_{D D}=3.3 V, k_{n}^{\prime}=100 \mu A / V^{2}$ and $k_{p}^{\prime}=40 \mu A / V^{2},(W / L)_{n}=4(W / L)_{p}=12$. Assume that a load of 100 fF is connected to this circuit. Neglecting the effect of self-loading of the transistor, calculate the L-H (50\%) delay for this gate. You may need the following formula

$$
\frac{1}{(a+x)(b-x)}=\frac{1}{(a+b)}\left\{\frac{1}{a+x}+\frac{1}{b-x}\right\}
$$

3. (10 marks) In order to implement OR4 logic to drive a 10 fF on-chip capacitance, we end up with two options, (A) NOR4(1X)+INV(5X) or (B) NOR2(2X)+NAND2(?X). Assume the reference is a $2 / 1$ sized inverter, and the gate and diffusion capacitance per unit width is $C=1.25 \mathrm{fF} / \mu \mathrm{m}$. Calculate the size ratio of NAND2 in option (B) to make the two options achieve the same delay. Assume the minimum CMOS transistor width $\left(W_{p}+\right.$ $W_{n}$ ) is 80 nm . The convention NOR2(BX) means that the transistors in the NOR2 gate are sized B times larger than the smallest NOR2 gate in the technology.
4. (10 marks) Consider the complex logic gate in figure 4. The widths of the transistors are given. Assume that the minimum width NMOS transistor has an on-resistance of R , a gate cap of C and a $\mathrm{S} / \mathrm{D}$ cap of C . The smallest inverter is of size $\mathrm{P} / \mathrm{N}=2 / 1$. There is no sharing of diffusions. When calculating delays assume that the internal nodes are charged or discharged as appropriate
a. Find the contamination delay for the rising and falling transition and identify the input transition for the same.
b. Find the Elmore delay for the following transitions (ABCD)
i. $(1111) \rightarrow(1100)$
ii. $(0000) \rightarrow(1010)$


Figure 4
5. (10 marks) Find the sizes of the transistor in the circuit in figure 5, for least delay from input to out. G2 is an AOI gate. Draw the circuit and indicate the sizes clearly along with the input that is in the critical path. The input inverter is minimum sized with $\mathrm{P} / \mathrm{N}=2 / 1$.


Figure 5
 blocks CB1 and CB2. The design is made using a library that includes inverters with 25 ps rise and fall delay. The parameters for the flops are: $t_{p c q}=100 p s, t_{c c q}=20 p s, t_{\text {setup }}=50 p s$, and $t_{\text {hold }}=100 p s$. The parameters for the CLBs are as follows CB1: $t_{p d}=250 p s, t_{c d}=100 p s$ and CB2: $t_{p d}=350 p s, t_{c d}=50 p s$.
a. Will the circuit work correctly? Explain and; if not, suggest a fix to the flip-flop parameters that will not affect the maximum frequency at which the circuit can be operated.
b. If the circuit can be operated correctly, what is the maximum CLK frequency at which it will work correctly?


Figure 6
c. Suggest modification in the CLK circuitry to increase the frequency found in (b). Explain your solution.
7. (9 marks) Answer the following questions
a. An amplifier with forward gain $A_{0}$ has two coincident poles at $\omega_{p}$. Calculate the maximum value of $A_{0}$ for a $60^{\circ}$ phase margin with closed loop gain of (i) unity and (ii) 4.
b. An amplifier has a forward gain of $A_{0}=1000$ and two poles at $\omega_{p_{1}}$ and $\omega_{p 2}$. For $\omega_{p 1}=1 \mathrm{MHz}$, calculate the unity-gain feedback loop if (i) $\omega_{p 2}=2 \omega_{p 1}$ and (ii) $\omega_{p 2}=4 \omega_{p 1}$.
8. (10 marks) Design a differential input single ended output amplifier; with input applied to a PMOS pair; for output voltage swing of 0.8 V . The total bias current is $100 \mu \mathrm{~A}$. The size of all transistors should be equal. Keep minimum length as $1 \mu m . \mu_{n} C_{o x}=300 \mu A / V^{2}, \mu_{p} C_{o x}=65 \mu A / V^{2}, V_{T n}=0.36 V, V_{T p}=$ -0.5 V . Use $\lambda_{n}=0.11 \mathrm{~V}^{-1}$ and $\lambda_{p}=0.09 \mathrm{~V}^{-1}, V_{D D}=1.8 \mathrm{~V}$
a. Draw the circuit diagram
b. Find the overdrive voltages of all transistors
c. Find the $W / L$ of all transistors
d. Find $V_{i n, c m, \max }$ and $V_{i n, c m, \text { min }}$.
e. Calculate the gain of the amplifier

