Q1. Design differential input, single ended output telescopic operational amplifier (single stage) with following specifications: (all calculations for 2 significant digits).
(Given: $\mathrm{V}_{t h n}=-\mathrm{V}_{t h p}=0.4 \mathrm{~V}, \mu_{n} C_{O X}=2 \mu_{p} C_{O X}=200 \mu \mathrm{~A} / V^{2}, \lambda_{n}=0.1 \mathrm{~V}^{-1}, \lambda_{p}=0.2 \mathrm{~V}^{-1}$ for $\mathrm{L}=0.5 \mu \mathrm{~m}, \mathrm{~V}_{D D}=3 \mathrm{~V}$ )

- For load capacitor of 20 pF , slew rate is $5 \mathrm{~V} / \mu \mathrm{s}$.
- Output voltage swing $=1.6 \mathrm{~V}$.
- All transistors are almost of the same size.
- Tail current source is single transistor NMOS current mirror.

Find $\frac{W}{L}$ values of all transistors (neglect $\lambda$ for size calculation). What is input common mode voltage range? What is gain of the amplifier? What is the output voltage swing if output is shorted with inverting input of amplifier?
Q2. The feedback current amplifier in figure utilizes two identical NMOS transistors $\left(Q_{1}\right.$ and $\left.Q_{2}\right)$ sized so that at $\mathrm{I}_{D 1}=0.1 \mathrm{~mA}$ they operate at $\mathrm{V}_{o v}=0.2 \mathrm{~V}$. Both $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ have $\mathrm{V}_{t}=0.5 \mathrm{~V}$ and $\mathrm{V}_{A}=10 \mathrm{~V}$. The DC current source (labeled as I ) is realized by PMOS as current source with $\mathrm{V}_{t}=-0.5 \mathrm{~V}$ and $\mathrm{V}_{A}=20 \mathrm{~V}$.
(a) If $I_{s}$ has zero DC component, what is the DC current flowing through $\mathrm{Q}_{2}$ ? What is the DC voltage at the input (at the gate of $Q_{1}$ )?
(b) Find the ideal value of $\mathrm{A}_{f}=\mathrm{I}_{o} / \mathrm{I}_{s}$, and the value of $\beta$.
(c) Find $\mathrm{g}_{m}$ and $\mathrm{r}_{o}$ for each of $\mathrm{Q}_{1}$, and $\mathrm{Q}_{2}$.
(d) Find the $A$ circuit and the value of $\mathrm{R}_{\text {in }}$, A , and $\mathrm{R}_{\text {out }}$ without feedback with loading effect.
(e) Find loop gain and gain with feedback.
(f) Find $\mathrm{R}_{\text {in }}$ and $\mathrm{R}_{\text {out }}$ with feedback.


Q3. In a feedback amplifier, the transfer function of feed-forward amplifier is given by

$$
A(s)=\frac{10^{5}}{\left(1+\frac{s}{2 \pi \times 10^{5}}\right)\left(1+\frac{s}{2 \pi \times 10^{7}}\right)\left(1+\frac{s}{2 \pi \times 10^{9}}\right)}
$$

The feedback factor $\beta$ is independent of frequency.
(a) For what value of $\beta$, the phase margin of loop gain will be $0^{\circ}$ ? What is gain crossover frequency?
(b) For what value of $\beta$, the phase margin of loop gain will be $60^{\circ}$ ? What is the gain margin for this value of $\beta$ ?
(c) At gain crossover frequency, the closed loop gain exhibits overshoot of 11.5 times the closed loop DC gain. What is the phase margin in this case? Assume $|A \beta| \gg 1$.

Q4. Design a two-stage op amp based on the topology shown in figure. Assume a power budget of 6 mW , a required output swing of 2.5 V , and $\mathrm{L}=0.5 \mu \mathrm{~m}$ for all devices. Use $\mathrm{V}_{D D}=3 \mathrm{~V}$. (Neglect $\lambda$ while calculating sizes of transistors).
(a) Allocating a current of 1 mA to the output stage and roughly equal overdrive voltages to $M_{5}$ and $M_{6}$, determine $(W / L)_{5}$ and $(W / L)_{6}$. Note that the gate-source capacitance of $M_{5}$ is in the signal path, whereas that of $M_{6}$ is not. Thus, $M_{6}$ can be quite a lot larger than $M_{5}$.
(b) Calculate the small-signal gain of the output stage.
(c) With the remaining 1 mA flowing through $M_{7}$, determine the aspect ratio of $M_{3}$ (and $M_{4}$ ) such that $\mathrm{V}_{G S 3}=\mathrm{V}_{G S 5}$. This is to guarantee that if $\mathrm{V}_{\text {in }}=0$ and hence $\mathrm{V}_{X}=\mathrm{V}_{Y}$, then $\mathrm{M}_{5}$ carries the expected current.
(d) Calculate the aspect ratios of $M_{1}$ and $M_{2}$ such that the overall voltage gain of the op amp is equal to 500.


Given : NMOS: $\mu_{n} C_{o x}=134 \mu A / V^{2}, \lambda_{n}=0.1 V^{-1}$ for $\mathrm{L}=0.5 \mu m, \mathrm{~V}_{t n}=0.7 \mathrm{~V}$
PMOS: $\mu_{p} C_{o x}=38 \mu A / V^{2}, \lambda_{p}=0.2 V^{-1}$ for $\mathrm{L}=0.5 \mu m, \mathrm{~V}_{t p}=-0.8 \mathrm{~V}$
Q5. The following is known about a CMOS inverter circuit. $\mathrm{V}_{T n}=-\mathrm{V}_{T p}=0.4 \mathrm{~V}, \mathrm{~V}_{D D}=3.3 \mathrm{~V}$. Assume $\left(\frac{W}{L}\right)_{n}=4$ and $\left(\frac{W}{L}\right)_{p}=12$. Assume $k_{n}^{\prime}=100 \mu \mathrm{~A} / V^{2}$ and $k_{p}^{\prime}=40 \mu \mathrm{~A} / V^{2}$. Assume square law model for the MOSFETs. You may neglect channel length modulation. Determine
(a) The input switching threshold voltage of the inverter.
(b) The input voltage when the output is 3.1 V
(c) The input voltage when the output is 0.2 V

