Birla Institute of Technology and Science Pilani (Rajasthan) **Department of Electrical and Electronics Engineering** EEE F313/ INSTR F313, Analog and Digital VLSI Design **First Semester** Mid-semester Test (Closed Book) FN1

Date: 13 Oct 2023

Max. Marks: 75

[Time: 90 min]

General Instructions to the candidate

- Please write your answers legibly and neatly in the answer booklet provided only.
- Symbols, constants, terminology used have their usual meaning unless specified specially.
- There are a total of **Four** questions, and all are compulsory. Each carries marks as indicated.

<u>Unless specifically mentioned</u> **Common data:** Use the following common data (250nm technology) if not mentioned specifically in the question

Take Vdd=2.5 V, Lmin= Wmin =250 nm, R_{nmos}= 13kohm/ unit (W/L), R_{pmos}= 31kohm/ unit (W/L),

 $V_{TON}=0.4V, V_{TOP}=-0.4V, \lambda n=0.1 V^{-1}, \lambda p=0.1 V^{-1}, u_n Cox= 120 uA/V^2, u_p Cox= 40 uA/V^2$

- Use square law current equation unless specifically mentioned. Use lambda based design rules unless specially mentioned.
- Neglect body effect, channel length modulation if not mentioned specifically.
- The body of all PMOS is tied to V_{DD} while all NMOS is tied to ground unless specially mentioned.
- Label your sketches properly.

Answer all the subparts of a question together in sequence.

Q1. Consider the design of a CMOS circuit in 90 nm technology node to implement the Boolean function appended below:

$$F = \overline{(A+B)(C+D)}$$

- a) Sketch and label its transistor-level schematic.
- b) Hence, find all the possible Euler's path.
- c) Hence, sketch and label its stick diagram for Eulers path ABCD.
- d) Estimate the cell area from stick diagram.
- e) Hence, sketch and label the cross-sectional diagram across p-diffusion region.

[20 marks]

Q2. The layout of a PMOS is given in Fig.1. Use the parameters given in this question.

 $V_{TOP} = -1V, K'p = 20 \,\mu A/V^2, C_{ox} = 69 \,\mathrm{nF}/cm^2, C_{isw} = 2.2 \,\mathrm{pF}/\mathrm{cm}, C_{io} = 7 \,\mathrm{nF}/cm^2, K_{ea,n} = 0.2 \,\mathrm{pF}/\mathrm{cm}$ 0.5 (for all kind of junctions), $L_D = 1 \mu m$, $W = 10 \mu m$, $P = 14 \mu m$, $Q = 6 \mu m$, $R = 8 \mu m$,

 $x_i = 32 nm, t_{ox} = 1.5 nm$, Lmask=5um

a) Calculate value of gate (C_{gb}) , drain (C_{gd}) and source (C_{gs}) oxide capacitances when MOS is in linear and saturation region of operations, respectively.

- b) Calculate total junction capacitance of the device (source + drain region) under the state of thermal equilibrium. (Assume No conduction in the channel and No external bias is applied at any of the terminals of the PMOS)
- c) Now calculate the total junction capacitance (source + drain region) when device is operating in linear region with a swing from 0-V_{DD}.



Q3. Consider the CMOS inverter schematic shown in the Fig. 2.

Ignore channel length modulation, body bias effect, and parasitic capacitances

All transistors have the same ON resistance 'R' and $NM_H = NM_L$. The V_{out} value corresponding to

[20 marks]

VIH is **0.5**V

- a) Determine the values of V_M, V_{IL}, V_{IH}, N_{ML}, N_{MH}.
- b) Now, assume all NMOS transistors become fast by 20%, and all PMOS transistors become slow by 20%. Determine the new values of V_M, V_{IL}, V_{IH}.

```
Here, assume the same V_{out} values for V_{IL} and V_{IH} as in part
```

(a).



[15 marks]

Q4. Consider circuit shown in Fig. 3, Given that node labeled as 'X', has total capacitance value $C_x=20$ fF. The transistor sizes are given as ----:

(W/L) M1 =(W/L) M2 =(W/L) M3 = 3

 $(W/L)_{M4} = 3$ [P-Tree is a complement of N-Tree

where each PMOS device has same aspect ratio of $(W/L)_{M4}$]

- *a*) Derive and calculate value fall time " τ_{fall} " at node 'X' (here take VDD to 10 % of VDD). (Assume the default device parameters mentioned at start and ideal step inputs. [*Use differential equation based formula/method for all the delay calculation*]
- b) Hence, calculate maximum short circuit power consumption of first stage of Fig. 3. Assume, for input waveform, $\tau_{fall}' = \tau_{rise}'$ and has same value as calculated in part (a)]. Given input frequency is 1 MHz.

[20 marks]

