# Birla Institute of Technology and Science Pilani (Rajasthan) <br> Department of Electrical and Electronics Engineering <br> EEE F313/ INSTR F313, Analog and Digital VLSI Design <br> First Semester <br> Mid-semester Test (Closed Book) FN1 

[Time: $\mathbf{9 0} \mathbf{~ m i n}$ ]

Date: 13 Oct 2023
Max. Marks: 75

## General Instructions to the candidate

- Please write your answers legibly and neatly in the answer booklet provided only.
- Symbols, constants, terminology used have their usual meaning unless specified specially.
- There are a total of Four questions, and all are compulsory. Each carries marks as indicated.


## Unless specifically mentioned-

Common data: Use the following common data (250nm technology) if not mentioned specifically in the question
Take $\mathrm{Vdd}=2.5 \mathrm{~V}$, Lmin $=\mathrm{Wmin}=250 \mathrm{~nm}, \mathrm{R}_{\mathrm{nmos}}=13 \mathrm{kohm} /$ unit $(\mathrm{W} / \mathrm{L}), \mathrm{R}_{\mathrm{pmos}}=31 \mathrm{kohm} / \mathrm{unit}(\mathrm{w} / \mathrm{L})$,

$$
\mathrm{V}_{\mathrm{T} 0 \mathrm{~N}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{T} 0 \mathrm{P}}=-0.4 \mathrm{~V}, \quad \lambda \mathrm{n}=0.1 \mathrm{~V}^{-1}, \lambda \mathrm{p}=0.1 \mathrm{~V}^{-1}, \mathrm{u}_{\mathrm{n}} \mathrm{Cox}=120 \mathrm{uA} / \mathrm{V}^{2}, \mathrm{u}_{\mathrm{p}} \mathrm{Cox}=40 \mathrm{uA} / \mathrm{V}^{2}
$$

- Use square law current equation unless specifically mentioned. Use lambda based design rules unless specially mentioned.
- Neglect body effect, channel length modulation if not mentioned specifically.
- The body of all PMOS is tied to VDD while all NMOS is tied to ground unless specially mentioned.
- Label your sketches properly.

Answer all the subparts of a question together in sequence.
Q1. Consider the design of a CMOS circuit in 90 nm technology node to implement the Boolean function appended below:

$$
F=\overline{(A+B)(C+D)}
$$

a) Sketch and label its transistor-level schematic.
b) Hence, find all the possible Euler's path.
c) Hence, sketch and label its stick diagram for Eulers path ABCD.
d) Estimate the cell area from stick diagram.
e) Hence, sketch and label the cross-sectional diagram across p-diffusion region.
[20 marks]

Q2. The layout of a PMOS is given in Fig.1. Use the parameters given in this question.
$V_{T O P}=-1 V, K^{\prime} p=20 \mu A / V^{2}, C_{o x}=69 \mathrm{nF} / \mathrm{cm}^{2}, C_{j s w}=2.2 \mathrm{pF} / \mathrm{cm}, C_{j o}=7 \mathrm{nF} / \mathrm{cm}^{2}, K_{e q, p}=$ 0.5 (for all kind of junctions), $L_{D}=1 \mu \mathrm{~m}, \mathrm{~W}=10 \mu \mathrm{~m}, \mathrm{P}=14 \mu \mathrm{~m}, \mathrm{Q}=6 \mu \mathrm{~m}, \mathrm{R}=8 \mu \mathrm{~m}$, $x_{j}=32 \mathrm{~nm}, t_{o x}=1.5 \mathrm{~nm}$, Lmask=5um
a) Calculate value of gate $\left(C_{g b}\right)$, drain $\left(C_{g d}\right)$ and source $\left(C_{g s}\right)$ oxide capacitances when MOS is in linear and saturation region of operations, respectively.
b) Calculate total junction capacitance of the device (source + drain region) under the state of thermal equilibrium. (Assume No conduction in the channel and No external bias is applied at any of the terminals of the PMOS)
c) Now calculate the total junction capacitance (source + drain region) when device is operating in linear region with a swing from $0-\mathrm{V}_{\mathrm{DD}}$.


Fig. 1
Q3. Consider the CMOS inverter schematic shown in the Fig. 2.
Ignore channel length modulation, body bias effect, and parasitic capacitances
All transistors have the same ON resistance ' R ' and $\mathbf{N M H}=\mathbf{N M}$. The $\mathbf{V}_{\text {out }}$ value corresponding to
$\mathbf{V}_{\text {IH }}$ is $\mathbf{0 . 5 V}$
a) Determine the values of $\mathbf{V}_{\mathbf{M}}, \mathbf{V}_{\mathrm{IL}}, \mathbf{V}_{\mathbf{I H}}, \mathbf{N}_{\mathrm{ML}}, \mathbf{N}_{\mathbf{M H}}$.
b) Now, assume all NMOS transistors become fast by $\mathbf{2 0 \%}$, and all PMOS transistors become slow by $\mathbf{2 0 \%}$. Determine the new values of $\mathbf{V}_{\mathbf{M}}, \mathbf{V}_{\text {IL }}, \mathbf{V}_{\mathbf{I H}}$.

Here, assume the same $\mathbf{V}_{\text {out }}$ values for $\mathbf{V}_{\text {IL }}$ and $\mathbf{V}_{\text {IH }}$ as in part (a).
[20 marks]


Q4. Consider circuit shown in Fig. 3, Given that node labeled as ' X ', has total capacitance value $\mathrm{C}_{\mathrm{x}}=20 \mathrm{fF}$. The transistor sizes are given as ----:
$(\mathrm{W} / \mathrm{L})_{\mathrm{M} 1}=(\mathrm{W} / \mathrm{L}) \mathrm{M} 2=(\mathrm{W} / \mathrm{L}) \mathrm{m} 3=3$
$(W / L)_{\mathrm{M} 4}=3 \quad[\mathrm{P}$-Tree is a complement of N -Tree where each PMOS device has same aspect ratio of $(\mathbf{W} / L)_{M 4}$ ]
a) Derive and calculate value fall time " $\tau_{\text {fall }}$ ' at node ' X ' ( here take Vdd to $\mathbf{1 0 \%}$ of Vdd). (Assume the default device parameters mentioned at start and ideal step inputs. [Use differential equation based formula/method for all the delay calculation]
b) Hence, calculate maximum short circuit power consumption of first stage of Fig. 3. Assume, for input waveform, ${ }^{6} \tau_{\text {fall }}{ }^{\prime}={ }^{6} \tau_{\text {rise }}{ }^{\prime}$ and has same value as calculated in part (a)]. Given input frequency is 1 MHz .


