

**Total (3+3 questions)**

**Common data:** Use the following common data if not mentioned specifically in the question

For 0.25 $\mu\text{m}$  Technology node --  $L_{\text{min}}=250\text{ nm}$ ,

Take  $V_{\text{dd}}=2.5\text{ V}$ ,  $V_{\text{T0N}}=0.4\text{V}$ ,  $V_{\text{T0P}}= -0.4\text{V}$ ,  $R_{\text{nmos}}= 13\text{kohm}/(W/L)$ ,  $R_{\text{pmos}}= 31\text{kohm}/\{W/L\}$ ,  
 $C_{\text{OX}}=6\text{ fF}/\mu\text{m}^2$ ,  $\lambda_{\text{n}}=0.1\text{ V}^{-1}$ ,  $\lambda_{\text{p}}= 0.1\text{ V}^{-1}$ ,  $u_{\text{n}}C_{\text{OX}}= 90\text{ uA}/\text{V}^2$ ,  $u_{\text{p}}C_{\text{OX}}= 30\text{ uA}/\text{V}^2$

$g(\text{inv})=1$ ,  $p(\text{inv})=1$  for standard cmos inverter

- Use long channel approximation and lambda-based design rules unless specially mentioned.
- Use square law current equation unless specifically mentioned. Neglect channel length modulation in current calculation, if not mentioned specifically. The body of all PMOS is tied to  $V_{\text{DD}}$  while all NMOS is tied to ground unless specially mentioned.

Answer the sub-parts of a question at one place and in the order in which they appear.

**SECTION - A (60 marks total)**

**Q1.** The layout shown in Fig.1 is a pull up network of a digital circuit designed in 180 nm technology node. Dimensions of different parameters are labeled in the layout itself.

For this layout,

-- area junction capacitance is  $C_j = 3 \times 10^{-4}$


**pF/ $\mu\text{m}^2$ ,**

---side wall junction capacitance is  $C_{\text{jsw}} = 2 \times 10^{-4}$

**pF/ $\mu\text{m}$**

---  $(W/L) = 20$ .

**Answer the following questions :**



**Fig. 1**

- Calculate the width of each transistor.
- Write down the Boolean function represented by the given layout considering,  $X = V_{\text{DD}}$ ,  $Y =$  Intermediate node,  $Z =$  Output node.
- Calculate the total source to bulk junction capacitance for the given layout. Here ignore the overlap capacitance.
- Calculate the total drain to bulk junction capacitance for the given layout. Here ignore the overlap capacitance.
- Sketch & Label the layout of pull down network in the same format as in Fig.1. Clearly mention the source and drain terminals of each transistor in your drawing.

**[20 marks]**

**Q2.** A CMOS inverter, with minimum sized transistors. Assume  $K_n = 0.2 \text{ mA/V}^2$ ,  $K_p = 0.1 \text{ mA/V}^2$  and  $V_{t_n} = |V_{t_p}| = 0.6 \text{ V}$ ,  $V_{DD} = 3.3 \text{ V}$ .

- Calculate the inverter gate switching threshold voltage  $V_M$ ?
- What is the resistance for each transistors using our general expression for MOSFET resistance in saturation?
- Determine the rise and fall times of this circuit if the parasitic capacitance at the output is 9fF (use RC delay model)?
- Also, calculate the propagation delays for this circuit if a load capacitances of 25fF is added at the output (use RC delay model)?
- Now, a ring oscillator (of 11-stages) is created using given CMOS inverter. Determine the frequency of operation of ring oscillator in megahertz (MHz). Hence, compute power delay product for one CMOS inverter stage for given (load + parasitic) capacitance driven by it. Assume dynamic power consumption is dominant.

[20 marks]

**Q3.** Answer the following— Ignore the channel length modulation effect in the calculation.

Take  $\mu_n C_{ox} = 100 \text{ } \mu\text{A/V}^2$ ,  $\mu_p C_{ox} = 50 \text{ } \mu\text{A/V}^2$ ,  $V_{T0N} = 0.4 \text{ V}$ ,  $V_{T0P} = -0.5 \text{ V}$ .

- Consider the inverter circuit shown in **Fig. 2 (a)**. Identify the topology of the inverter circuit. Hence, determine  $\left(\frac{W}{L}\right)_{MN}$  of NMOS Transistor ( $M_N$ ) such that the low output voltage,  $V_{OL} \leq 100 \text{ mV}$ .

Take,  $\left(\frac{W}{L}\right)_{Mp} = \frac{3 \mu\text{m}}{0.18 \mu\text{m}}$ , for the PMOS

Transistor.

- Now, consider the CMOS Inverter circuit shown in **Fig. 2 (b)**

Given  $\left(\frac{W}{L}\right)_{MN} = \frac{5 \mu\text{m}}{0.18 \mu\text{m}}$ , and  $\left(\frac{W}{L}\right)_{Mp} = \frac{11 \mu\text{m}}{0.18 \mu\text{m}}$


Without  $R_{parasitic}$  in **Fig. 2b** circuit, determine the value/s of---

- $V_{OL}$  (Low output voltage), and  $V_{OH}$  (High output voltage)
- $V_{IL}$  (Low input voltage) for  $V_{out} = V_{DD}$ . Also find  $V_{IH}$  (High input voltage) for  $V_{out} = 0 \text{ V}$
- $(NM)_L$  (Noise Margin Low), and  $(NM)_H$  (Noise Margin High).
- Hence, sketch and label the Voltage Transfer Characteristics (VTC) for **Fig. 2b** circuit.

With parasitic resistance,  $R_{parasitic}$ , present in **Fig. 2(b)**--

- Qualitatively explain the effect of  $R_{parasitic}$  on the values of  $V_{OL}$  (Low output voltage), and  $V_{OH}$  (High output voltage).

[20 marks]



-----Section A ends-----

Write the section name clearly on top of each sheet.

Answer the sub-parts of a question at one place and in the order in which they appear.

**SECTION - B (Total 45 marks)**

Neglect body effect

**Q4.** Consider the circuit shown in **Fig. 3**. Assume  $\mu n = 2 \mu p$ . All transistors have length as  $L_{min} = 0.25 \mu m$

- Write down the Boolean expression for  $G$  node.
- Can we add a CMOS inverter between node  $F$  and **Gate 2**? Briefly justify your answer.
- Assuming the switching threshold of the inverter/s (**INV1**, **INV2**) is **1.5 V**.

Assume capacitance [ $C_x = 5fF$  (at node  $X$ ),  $C_p = 30fF$  (at node  $P$ )] for **Gate 1**,

and [ $C_D = 24fF$ ,  $C_Q = 15fF$ ,  $C_N = 10fF$ ] for **Gate 2**

Now, calculate the output voltage (worst-case values) at node  $G$  during the evaluation state


( $\Phi = \text{LOGIC '1'}$ ) under the following inputs:

- $A_0 = 1, B_0 = 0, A_1 = 1, B_1 = 0$ .
- $A_0 = 1, B_0 = 1, A_1 = 1, B_1 = 0$ .

**d)** What is wrong with the calculated voltage at **node G** in the later part of **part (c)**? explain.

What is the remedy for this?

**e)** Determine the minimum path delay  $\bar{D}$  (from input  $A_0$  to  $G$ ) during the evaluation phase using the logical effort method. Take  $H = 50$  for calculation. Assume the reference CMOS inverter is designed with  $\mu n = 2 \mu p$  has  $g_{inv} = 1, p_{inv} = 1$ .



**Fig. 3**

[ 20 marks]

**Q5.** For the operational amplifier (OPAMP) circuit shown in **Fig. 4** the maximum input voltage ( $V_{id}$ ) for which output enters in slew mode is **0.282 V**.

Given: [M4, M5, M6, and M7] are matched, [M2, and M3] are matched)

---**Stage-1** transistors M1 , M2 and M3 have the same overdrive voltage ( $V_{ov}$ ).

---The total capacitance at  $V_{out2}$  i.e.  $C_{L2}$  is **0.5 pF** and slew rate is **200 V/ $\mu$ Sec** .

---**Stage 2** has a bias current of **50  $\mu$ A** and an overdrive voltage of **0.2 V**.

(use common data given on the first page for calculations)

Now, Calculate the following for the OPAMP:---

- If **ICMR** is **1.7 V** then find the overdrive voltage ( $V_{ov}$ ) of the transistors M4, and M6.
- Find  $V_{out2}$  (DC),  $V_{out2(max)}$ ,  $V_{out2(min)}$ .
- Find Differential low-frequency small signal gain intuitively ( $V_{out3}/V_{id}$ )
- Estimate  $C_{L3}$  such that the pole at the  $V_{out3}$  node appears at **12.5 Mrad/sec**




Fig. 4

[ 15 marks]

**Q6.** Consider the circuit shown in **Fig. 5**.  $I_{SS}$  is a basic current mirror circuit.

Assume, all transistors have the same  $V_{ov}=0.2V$ ,  $\lambda=0.01V^{-1}$

- Load capacitance is  $C_L = 10pF$  at output node/s  $V_{out}$ .
  - Load capacitance is  $C_{x,y}$  at output node/s  $V_{x,y}$ .
- Given,  $C_1=C_{X,Y} = 0.5 C_L$ .
- Given [M1, M2, M5, M6], [ M7, M8] , [M3, M4], [M11, M12, M9, M10] are matched transistor pair/s.

- Identify the operational amplifier (OPAMP) topology.
- Determine the value for low-frequency (dc) small-signal differential voltage gain  $[\frac{v_{out}}{v_{in}}]$  intuitively in dB.
- Also, determine values of pole frequencies at node/s  $V_x$  , and  $V_{out}$  intuitively.
- Hence, estimate the unity gain bandwidth (UGB) of the circuit.
- Now, sketch and label the Bode Magnitude (corner) plot (not to the scale, but qualitatively correct)




Fig. 5

[ 10 marks]