Q1. Draw neat \& clean circuit level implementation for the function using static CMOS topology.

$$
\text { Out }=\overline{[(A \cdot B)+(C \cdot D)+(A \cdot D \cdot(E+F))]}
$$

Assuming that for this technology $\mathbf{R p}=(\mathbf{1} / \mathbf{3}) * \mathbf{R}_{\mathrm{N}}$
a). Now, size your gate such that the worst-case pull up resistance is equal to the worst-case pulldown resistance, assuming that the minimum transistor width is 1 .
b). Now determine the worst case propagation delay assuming load capacitance of 50 fF and equivalent resistance for NMOS is $\mathbf{R n}=180 \mathrm{k} \Omega \& \mathbf{R p}=60 \mathrm{k} \Omega$ for unit transistors ( $\mathrm{W}=1$ ).
c). Also, calculate the logical effort of this gate from the A, C and E inputs?
d). Now find out the euler path if exists and draw a labelled neat and clean layout(optimized for area) of the entire circuit

Q2. A 2-Input NAND gate is designed as a universal gate to implement complex boolean functions using minimum size transistors, $\mathrm{Vt}_{\mathrm{n}}=\left|\mathrm{Vt}_{\mathrm{p}}\right|=0.6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$. Suppose the $\mathrm{K}_{\mathrm{n}}=0.2 \mathrm{~mA} / \mathrm{V}^{2}$ for the pullup equivalent of the NAND gate and $K_{p}=0.1 \mathrm{~mA} / \mathrm{V}^{2}$ for pull down equivalent of NAND gate.
a). Now, determine the switching threshold voltage $V_{M}$ of NAND gate.
b). Calculate the equivalent resistance for each transistor of this equivalent inverter (using our general expression for MOSFET resistance in saturation or at edge of saturation).
c). Now, use RC delay model to calculate the rise and fall times of this circuit if the parasitic capacitance at the output is 12 fF .
d). Also calculate the propagation delay for this circuit if a load capacitances of 22 fF is added at the output (use RC delay model)?
e). Now, use the inverter equivalent of NAND gate and design a ring oscillator (11-stages). Determine the frequency of operation of ring oscillator. Also determine the dynamic power consumption of a single cmos inverter stage for given (load+parasitic) capacitance driven by it.
[10]
Q3. Draw a labelled NOR based $4 \times 6$-bit ROM circuit to store the following set of information at each of the rows.
a). Row1 (Word 1): 010101
b). Row2 (Word 2): 011001
c). Row3 (Word 3): 100101
d). Row4 (Word 4): 101010

Q4. A CMOS memory cell uses one nMOS access transistor and a storage capacitor to save data.
a). What type of memory is this?
b). If the nMOS access transistor has $\mathrm{Vtn}=0.6 \mathrm{~V}$ and $\mu \mathrm{n}=500 \mathrm{~cm}^{2} / \mathrm{V}$, what is the maximum voltage that can be stored with $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ ?
c). Assume $1 \times 10^{-13}$ coulombs of charge are stored on this cell at a max storage voltage $=2.5 \mathrm{~V}$. If the minimum cell readout voltage is 0.5 V , what is the maximum allowable leakage current for a hold time of $1 \mu \mathrm{sec}$ ?
d). If the minimum voltage after charge leakage on the cells is 1 V , what is the final bit line voltage if $\mathrm{Cs}=30 \mathrm{fF}$ (capacitor) and Cbit $=0.27 \mathrm{pF}$ ?

Q5. Assume that your entire M.E batch has worked on a new process technology and developed standard cells (for all gates and blocks) having an average switiching capacitance of $\mathbf{1 2 0 p F} / \mathbf{m m}^{\mathbf{2}}$ and operating at $\mathbf{V}_{\mathbf{D D}}=\mathbf{0 . 9}$. Being an ASIC design engineer you are going to synthesize a subsystem using these standard cell with an average activity factor of $\mathbf{0 . 1}$. Now, estimate the dynamic
power consumption of your sub-system if it acquires an area of $\mathbf{6 0 m m} \mathbf{m}^{\mathbf{2}}$ and operates at a frequency of $\mathbf{4 0 0 M H z}$.

Q6. Consider the circuit shown in Figure 5.
a). Analyze it for the following cases by assuming the initial state of $\mathrm{Q}=1 \& \mathrm{Q}=0$.

1. When $\mathrm{D}=0$ \& $\mathrm{Clk}=0$, what is the value of Q and $\mathrm{Q}^{\prime}$
2. When $\mathrm{D}=0$ \& $\mathrm{Clk}=1$, what is the value of Q and $\mathrm{Q}^{\prime}$
3. When $\mathrm{D}=1 \& \mathrm{Clk}=0$, what is the value of Q and $\mathrm{Q}^{\prime}$
4. When $\mathrm{D}=1 \& \mathrm{Clk}=1$, what is the value of Q and Q '
b). Now, assume case 1 and find whether there is a possibility of charge sharing or not at the output of first stage (node X \& node X1). If Yes, then calcuate the effect of charge sharing on the output node voltage.
c). Find out whether the circuit is working as a level triggered or edge( positive/negative) triggered circut.


Figure 5.

