

NOTE: state your assumptions clearly

- Answers should be clear, concise and legible. Specify your assumptions clearly.
- Do all parts of same question together. Diagrams should be neat and labeled properly.
- NO MARKS for unnecessary theoretical explanation.
- Although your answers are important, your REASONS for giving those answers are even more important. Please, explain what you are doing and why. So, **justify your answers**

Given $g_{inv}=1$, $p_{inv}=1$, for CMOS inverter with equal delays

Unless specified in question itself, take --

- $u_n=3 u_p$, $V_{dd}=2.5$ V, $|V_{tn}|=|V_{tp}|=0.5$ V, $W_{min}=L_{min}=250$ nm, $\gamma=0$, $u_n C_{ox}=120$ μ A/V², $u_p C_{ox}=40$ μ A/V²
 - Gate capacitance: C_{ox} (NMOS) = C_{ox} (PMOS) = 6 fF/ μ m²,
 - Characteristic impedance $Z_0=60$ Ω , velocity of electromagnetic wave in wire $v=15$ cm/nsec
 - For ($W/L=1$), on-resistances of NMOS and PMOS transistors equal 13 k Ω and 39 k Ω , respectively
- 250 nm technology for all questions, unless specified in question itself.

Q1. An external clock is routed to two nodes X and Y through the path as shown in fig 1a. The final loads (as annotated on the Fig 1a) is a function of the unit capacitance C_u , which is the input capacitance of the first buffer (b1), and is equal to the input capacitance of a minimum-sized inverter




Fig 1a

- a) Design the buffer **bx**, and **by** (number of stages, and capacitive load for each stage only) with minimum possible propagation delay from $Clk-in$ such that the clock skew between the clock signals at X and Y is $\leq |150ps|$. Assume ideal input clock. and τ for 250 nm technology is 50ps
- b) Now, the clock driver circuit shown in fig 1b is used to replace every stage in the buffers **b1**, **bx**, and **by** of Fig 1a. Determine the value of voltage V_x (highest and lowest both) received at node X, Y.
- c) Given, buffer **b1** is implemented by circuit of Fig. 1b. Now design the schematic of a low swing inverting clock driver which be used for stages of **bx**, and which can be driven by **b1** and gives valid signal at node X. Determine the logical effort of this low swing inverting clock driver.




Fig 1b




Fig 1c


- d) In an SOC, 10 identical synchronizers are designed to communicate 10 bit data signal (shown in Fig 1c) from one subsystem operating at frequency $F_1=10\text{ M Hz}$, to another subsystem operating at frequency $F_2=10\text{ G Hz}$. It is desired to latch the data signal in one time period of F_2 . Calculate the value of mean time between failure **MTBF** if the time constant τ of bi-stable element of synchronizer is 80ps. Also calculate the time duration of metastability window of synchronizer

10

Q2. For Fig. 2, a voltage signal (0-2.5V) propagates from node A to B.

Assume the behavior of the wire (15 cm length) as lossless transmission line. Given $Z_0 = 60\ \Omega$, $Z_T = 1\ \text{k}\Omega$

- Determine the source impedance Z_s at the source end of wire
- Draw schematic of a driver at destination end to get destination impedance $Z_T = 1\ \text{k}\Omega$
- Sketch and label lattice diagram to show voltage amplitude at source and destination nodes as destination voltage gradually reaches its final value of $V_{in} = 2.1\ \text{V}$. Hence, calculate signal propagation delay from A to B. Also, sketch and label the waveform of destination voltage w. r. t time.
- Determine the signal propagation delay from A to B if driver at destination end is a CMOS inverter designed with $W_p:W_n=3:1$



9

Q3. For radix 2 KOGG STONE (KS) PG diagram shown in Fig. 3-

Redraw a neat labeled radix 3 KS PG diagram. Hence compute parameters l , f , t




Fig 3

5

Q4. For circuit of Fig 4---

- Explain the operation of this circuit as signal propagates from D to Q. Write neatly in steps. Can we use all transistors minimum size in this circuit?
- Explain the purpose of signal at node **c**, and **d**.
- Write the expression of setup time, hold time and clock to Q delay, clock load, and clock time period (low phase and high phase both)
- Discuss the sensitivity of this circuit to (1-1) and (0-0) clock overlap. If yes, how will you overcome the clock overlap problem?




Fig 4

6

Q5. A 70 cm long wire length in clock path has width of the wire as 1um, capacitance per unit length $C = 110 \times 10^{-18} \text{ F/um}$, $r = 0.075 \Omega / \text{um}$, $Z_0 = 60 \Omega$.

- Determine the signal propagation delay through the wire length.
- Determine maximum length of the wire, and corresponding maximum rise (or fall) time of the input signal for which we should consider transmission line effects in wire delay calculation.
- In part (a), CMOS inverters are placed at regular intervals across the entire wire length. Determine propagation delay t_p of CMOS inverter. Also, determine the minimum critical length L_{crit} of the interconnect wire segment (between two inverters) where $(RC)_{wire}$ delays are dominant. Take that CMOS inverter has $(t_{phl} = t_{plh})$. Hence re-calculate the total signal propagation delay through the wire with CMOS inverter
- Explain the difference in the design of chain of CMOS inverters to drive a heavy capacitive load and chain of inverter to distribute a clock signal in clock distribution network

5