

NOTE: Answers should be clear, concise and legible. Specify your assumptions clearly. Do all parts of same question together. Diagrams should be neat. NO MARKS for unnecessary theoretical explanation. Justify your answers

Take $u_n=2 u_p$, $g_{inv}=1$, $p_{inv}=1$, $V_{dd}=3.3$ V, $|V_{tn}|=|V_{tp}|=0.7$ V, $W_{min}=L_{min}=180$ nm, Gate capacitance: $C_{ox}(NMOS) = C_{ox}(PMOS) = 6$ fF/ μm^2 , 180nm technology for all questions, velocity of electromagnetic wave= 15cm/ ns

Q1. For the fig 1, an external clock (Clk_{in}) is routed to the center of the chip, where the first buffer is located. The chip itself is divided into four quadrants. The buffered clock is distributed to each of the quadrants, where a second buffer stage is inserted, which drives the final loads (as annotated on the Fig 1) as a function of the unit capacitance C_u , which is the input capacitance of the first buffer, and is equal to the input capacitance of a minimum-sized inverter (This means that the first stage of the first buffer MUST be a minimum-sized inverter)




Fig 1

Each dashed “buffer” box represents a chain of inverters. Ignore wiring capacitances. For 180 nm technology, take $\tau=50$ ps, $V_{dd}=3.3$ V, $|V_{tn}|=|V_{tp}|=0.7$ V

- Design the buffer ' Clk_1 ', and ' Clk_2 ' (number of stages, device sizes) with minimum possible propagation delay from Clk_{in} such that following specifications are met:
 - The number of inversions between the input clock signal and the load MUST be even
 - The clock skew between the clock signals ($Clk_1 - Clk_2$) is $\leq |150$ ps|. Assume ideal input clock
- Determine the optimum number of stages that should be chosen to design buffer for clk_3 to meet the skew constraint.

- c) Design a low power low swing clock driver which can replace inverter (in chain of inverters) in (a) part

10

Q2. Answer the following in brief--

- Describe the difference between a data flip-flop and synchronizer. Can a data flip flop be converted into a synchronizer? If yes, how?
- Sketch and label the wave forms (clk, D, Q) to represent the setup and hold time for register and latch separately.
- Describe the difference between edge triggered design and event triggered asynchronous design. Which protocol is edge triggered?

6

Q3. For fig 2, assume latch capacitive load identical to skewed inverter




Fig 2

Ignoring clk signal (dashed arrow)

- Design (schematic) of a chain of skewed inverters favouring up/ down transition as shown in fig 2
- Estimate the delay for rising output
- Estimate the power consumption per clock cycle for the above circuit. Ignore wire and parasitic capacitances. Take gate capacitance as given in instructions

Considering clk signal (dashed arrow)

- Draw the circuit only of a chain of skewed inverters favouring up/ down transition in part (a)

9
