TIME-90 MTS.

NOTE: Answers should be clear, concise and legible. Specify your assumptions clearly. Do all parts of same question together. Diagrams should be neat. NO MARKS for unnecessary theoretical explanation. Justify your answers

Vdd=3.3 V, |Vtn| = |Vtp| = 0.7V,  $W_{min} = L_{min} = 0.5 \text{ um}, u_n \text{Cox} = 120 \text{ uA}/\text{V}^2, u_p \text{Cox} = 60 \text{ uA}/\text{V}^2$  $\text{Rnmos} = \frac{15kohm}{(W/L)}$ .

For standard CMOS inverter, g=1, p=1, tphl= tplh, 1 C<sub>gmin</sub>= W<sub>min</sub> L<sub>min</sub> C<sub>ox</sub>

Q1. Consider the circuit of Fig. 1





- a) Sketch and label the complete schematic of Fig. 1
- b) Estimate  $(\bar{g}, \bar{p})$  per input per output of each stage in the critical path (A to Z).
- c) Hence estimate least critical path delay A to Z. Take C<sub>Z</sub> = 50 C<sub>gmin</sub>. Assume (W/L) n,eq = 1 in first stage.

[10]

MAX. MARKS=25

- Q2. Consider the clock distribution as shown in Fig. 2. Premesh driver send clock signal to H tree/s. Every H tree distributes clock signal to Grid with (16,384) intersection (destination) points. Assume
  --every destination point on grid has 1fF capacitive load
  -- every output of pre-mesh driveer drives a 10fF load
  - a) If clock signal needs to be distributed to all points on Grid, estimate the (minimum) total no. of H tree and pre-mesh drivers required.
  - b) Hence, Sketch and label the block level diagram to represent clock distribution on chip to achieve zero skew condition. Assume pre-mesh drivers can be placed on all four sides of grid.
  - c) Now in part (b), Estimate total power consumption per cycle. Neglect power consumption at intermediate nodes of H tree and pre-mesh driver

d) If the depth of H-tree and pre-mesh driver is increased by one level, re-estimate the total no. of H-tree and pre-mesh drivers required. Neglect power consumption at intermediate nodes of H tree and premesh driver. For same power consumption as obtained in part-c, how many additional destination points can be driven in total.



10]

- Q3. Explain the following with proper justification----
  - a) In Fig. 2, If clk arrival delay can deviate by ± 10 ps at each level of pre-mesh driver and each level of H-tree due to PVT variations, estimate maximum skew that can appear between any pair of destination points.
  - b) Is it correct to say that a self-timed pipeline has delay insensitive property? Explain with justification.
  - c) Sketch and label the schematic of an edge triggered flip flop with negative setup time. Explain the circuit.

\_\_\_\_\_

[5]



Fig. 1



DYN