NOTE: Answers should be clear, concise and legible. Specify your assumptions clearly. Do all parts of same question together. Diagrams should be neat. NO MARKS for unnecessary theoretical explanation. Justify your answers
$\mathrm{Vdd}=3.3 \mathrm{~V}$, Cox $=$ Fox $=0.4 \mathrm{pF} / \mathrm{um}^{2}, \mathrm{~W}_{\text {min }}=\mathrm{L}_{\text {min }}=1 \mathrm{um}$
$|\mathrm{Vtn}|=|\mathrm{Vtp}|=0.7 \mathrm{~V},, \mathrm{u}_{\mathrm{n}} \operatorname{Cox}=120 \mathrm{uA} / \mathrm{V}^{2}, \mathrm{u}_{\mathrm{p}} \mathrm{Cox}=60 \mathrm{uA} / \mathrm{V}^{2}, \quad$ Rnmos $=\frac{15 \mathrm{kohm}}{\mathrm{unit}\left({ }^{W} / \mathrm{L}\right)}$.
For standard CMOS inverter, $g=1, \mathrm{p}=1, \operatorname{tph}=\mathrm{tplh}, \quad 1 \mathrm{C}_{\mathrm{g} \min }=\mathrm{W}_{\min } \mathrm{L}_{\min } \mathrm{C}_{\mathrm{ox}}$
Sheet resistance of metal layer of interconnect $=10 \mathrm{ohm}$

Q1. Consider the clock distribution of Fig. 1, and Fig. 2. Each Spine has clock tree with final 1024 destination points and a fanout of 2 at every level. Take, all inverters/ buffers are identical . Logic blocks connect to spine using "comb" architecture. Assume every inverter/ buffer has 3Cg,min capacitance at its input .

---Assume length of all wire segments are same in clock tree with wire height/ thickness of 10 um..
---Assume capacitive load at final destination is identical to intermediate level load.
---Assume max tolerable skew is $\pm 100$ pico sec.
---Given the total length of wire from source to destination is 1 mm
a) Determine wire segment width for $\pm 15 \%$ process variation .Also find buffer delay.
b) Calculate Resistance of entire wire length $\left(\mathrm{R}_{\mathrm{W}}\right)$, and capacitance $\left(\mathrm{C}_{\mathrm{W}}\right)$ of entire wire length.
c) Determine the maximum number of levels (or depth) in clock tree in each spine.
d) Determine the optimum number of buffers ( N ) to be inserted along the entire length of wire for each spine.
$\boldsymbol{e})$ Hence find the insertion delay from source to destination path.

Q2. Answer the following with proper justification
a) Consider Fig. 3. Assuming that a clock skew of +20 ps appears between (FF1, FF2). If Data path is designed using closed loop, global clock timing approach, how will the operating frequency will change. if bit-cell time "Tclk" is 1 ns for data path. Assume all buffers identical
b) Statement---For Fig. 3., the data path pipeline (open loop, global clock) has less timing uncertainty with decrease in depth of clock tree but more short-circuit power consumption ---. YES/NO. Justify your answer?

c) A low Vdd to high Vdd converter is shown in Fig. 4. Justify that it will have zero static power consumption.
d) For fig. 2, what should be the optimum number of buffers ' N ' to be inserted for minimum insertion delay using method of logical effort. Assume all buffers identical and best stage effort $(\rho)=3.5$. For calculation consider path from source to destination. Ignore segment length delay here.

Q3. A data path pipeline is designed using 4 phase self-timed approach. The flip flops are replaced by clocked NMOS pass transistor (latch)

Neatly Sketch and label the schematic of 4 stages of self-timed pipeline (push channel). . Assume initial Request signal is available. Minimize power consumption of the schematic.
List the drawback of your implementation.

