

Total 5 questions.

Unless given specifically

Take -- $V_{DD} = 3.5V$, $L_{min} = 1 \mu m$

For NMOS device $\mu_n C_{OX} = 140 \mu A/V^2$, $V_T = 0.7 V$, $\lambda = 0.05 V^{-1}$, $V_{OV} = 0.2 V$.

For PMOS device $\mu_p C_{OX} = 40 \mu A/V^2$, $V_T = -0.7 V$, $\lambda = 0.05 V^{-1}$, $V_{OV} = 0.2 V$.

For NPN/PNP device $\beta = 30$, $V_{CE,SAT} = 0.2V$, $V_A = 100V$, $kT/q = 25mV$ (at room temp.),
 $I_S = 10^{-14} A$, $V_{BE,ON} = 0.6V$, $\alpha \approx 1$





NOTE:

If not specified in question -----

- Ignore λ in drain current equation. Neglect body bias effect in calculations
- Bulk of nmos connected to ground and bulk of pmos connected to V_{DD} . Specify your assumptions. Justify your answers.
- Unless specified, assume all MOSFET are biased in active region
- All symbols have usual meaning. Assume matching in the circuit wherever required

Answer all the sub-parts of a question in sequence and one place only. Clearly show the procedure used to arrive at the answer for full credit. Report the answers with proper units.

Q 1. Answer the following in brief with proper justification--- take current sources as nearly ideal.



- For Fig. 1a--- determine minimum DC voltage required at node V_{out} .
- Re-design the schematic (CSA part) of Fig. 1a to obtain $V_{out,DC,MIN}=2 V_{OV}$.
- Derive the expression of $[V_x/I_x]$ in Fig. 1b
- In Fig. 1c, Sketch and label V_{out} versus V_{in} as V_{in} varies from 0 to V_{DD} .
Mark important transition points
- Intuitively, write the expression for differential mode gain (A_{dm}), and common mode gain (A_{cm}) for Fig. 1d with and without mismatch in R_1 , and R_2 only.


[10 marks]

Q 2. Consider the amplifier circuit given in Fig. 2. All transistors operate in active region.

Matched devices-(M_2, M_3, M_4, M_5)

Given dc current $I_{ref}= I_4, R_d \Rightarrow$ very large (∞)

- Determine the value of the intrinsic voltage gain of M_1
- Determine low-frequency small signal output impedance 'Rout' of the amplifier, and dynamic output voltage swing
- Determine the value of maximum small signal voltage gain (V_{out}/ V_{in}) and transit frequency (ω_t) of amplifier. Here, Take $C_{ox}= 0.4 \text{ pF}/\mu\text{m}^2$.




[8 marks]

Q 3. Consider the circuit shown in Fig. 3. Assume all transistors operate in active region and have $V_{ov}= 0.2 \text{ V}$. $I_9=I_7=75 \text{ uA}$,

At nodes, x and out, given— $C_x, y = C_{out}= 6 \text{ pF}$

Matched Pairs: (M_1, M_2), (M_3, M_4), (M_5, M_6), (M_7, M_9), (M_8, M_{10})



- Determine the magnitude of low-frequency ac voltage gain $A_{vo} = \frac{V_{out}}{V_{in}}$ and dc voltage at node V_{out} .
- Determine the magnitude of only dominant pole/s and ω_{-3dB} . Hence calculate, gain crossover frequency (G_x). Also, determine if the amplifier is stable or not for maximum feedback closed loop condition. Neglect any non-dominant zero / pole frequency
- Now, determine the value of the Miller compensation capacitor (C_c) required to obtain a phase margin of 60 degrees for maximum feedback closed loop condition.

[15 marks]

Q 4. In Fig. 4,

- Identify all capacitances (including parasitics) that will appear at node V_{out} . Hence, write the expression of complete C_{out} .
- Modify the circuit of Fig. 4 to generate a negative capacitance at node V_{out} to reduce pole frequency at node V_{out} . While modifying, ensure not to change low-frequency voltage gain.





Fig. 4

[4 marks]

Q 5. Design a common mode feedback circuit (CMFB) for the amplifier of Fig. 5 to obtain dc voltage at node $V_x, y = 1.8 \text{ V}$.

- Sketch and label the complete circuit with CMFB in place.
- Determine the required dc current through (M5, M6) (with CMFB circuit in place) for the loop to be stable with $G_x < 1000 \text{ rad./ sec}$. Here take load capacitor $C_L = 5 \text{ pF}$ value present at the output/s of the circuit.

[5 marks]



*** End ***